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Abstract 
 DC-AC rectifiers with reduced numbers of switches, in 
order to reduce cost, weight, volume and switching losses 
(especially for low-power applications), have been presented 
and discussed in the literature. These converters are less 
exposed to semiconductor switch damage and exhibit lower 
common-mode currents. However, they have several 
disadvantages when compared with conventional six-switch 
three-phase (SSTP) rectifiers, such as dc-link capacitor 
voltage fluctuation, reduced input ac supply utilisation factor, 
and unbalanced three-phase input currents. This paper 
proposes new designs for four-switch three-phase (FSTP) and 
two-switch single-phase rectifiers (TSSP). This paper 
explains the normal operation, and proposes beneficial 
comparisons and performance evaluation, of the proposed 
rectifiers. In addition, proper control design for the proposed 
converters is presented with sliding mode control (SMC). 
1 Introduction 
Presently, there is an international trend toward the 
reduction of CO2 production worldwide [1]. Accordingly, the 
research and development of modern power systems and 
micro-grids have become more important and significant. 
Several converter topologies have been proposed and studied 
in order to enhance their operation, reduce total cost, and 
improve the efficiency of power systems.   
Recently, many researches have considered three-phase 
Voltage Source Rectifiers (VSRs) with six semiconductor 
active switches [2]-[4].  and therefore, the literature for these 
topologies and their control strategies became mature.  
However in several low-power applications, converter 
topologies with lower switch count may be demanded in 
order to reduce cost and size, and to increase system 
efficiency. In [5], the first three-phase two-level VSR with 
only four switches is presented, see Fig.1. In this four-switch 
three-phase (FSTP) rectifier, two of the input three-phase 
currents are connected to the two legs of the rectifier while 
the third phase is connected to the midpoint of the split 
capacitors across the dc output side. Operation, control 
design, and performance of FSTP rectifiers have been 
discussed extensively in the literature [6]-[9]. 
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Fig.1. Conventional four-switch three-phase rectifier (FSTP). 
 
The FSTP rectifier has several of the advantages of the 
conventional VSI, such as reduced total cost and lower power 
loss: hence, better efficiency can be obtained. In addition, the 
required numbers of gate drives circuits, measurement boards, 
and real-time calculations are less in the FSTP rectifier [3].  
Moreover, the maximum common-mode current and 
voltage in FSTP rectifiers are reduced by 33% [3, 4]. The 
FSTP rectifier has lower probability of switch damage as the 
interaction between the active switches is less. The dc link 
voltage is doubled in comparison with the six-switch rectifier.  
The main disadvantage of the FSTP rectifier is that dc 
current components may appear in the input ac current 
because the third input phase is connected directly to the dc 
output side. These dc current components are hazardous and a 
proper control effort should be conducted in order to suppress 
them. IEEE 1574 standards restrict the dc current components 
to <0.5% of the rated RMS current whilst IEC 61727 
standards limit them to <1%.  
In addition, fluctuation of the dc-link capacitor voltage at 
the fundamental frequency results in fluctuations of the FSTP 
rectifier input currents. The problem of dc-link voltage 
oscillation necessitates modified pulse-width modulated 
(PWM) signals to control and create the desired output 
voltage during the switching period [10]. Practically, the dc-
link split capacitors may not have exactly equal capacitance 
values. Consequently, a control effort should be implemented 
in order to balance the capacitors voltages [10]. Also, the 
FSTP rectifier requires higher switching frequency in order to 
eliminate third-order harmonics from the input ac currents.  
From the thirty-three possible two-switch two-diode 
bidirectional power electronic converters, there are four 
converters that can provide output voltage with positive and 
negative polarities. These converters are shown in Fig. 2 as 
2 
two voltage buck and two voltage boost converters. Based on 
these converters, new three-phase rectifiers with four switches 
can be generated. Unlike other FSTP rectifiers, the proposed 
converters do not have direct connection between the ac 
phases and the dc side voltage. Consequently, the problem of 
dc current generation in the ac grid does not exist. Moreover, 
because they do not require direct connection between the ac 
and dc sides, the proposed converters can operate as ac-dc 
rectifiers and dc-ac inverters. In ac-dc rectification mode, the 
proposed rectifiers double the maximum output dc voltage in 
comparison with the conventional FSTP rectifier.  
Unfortunately, the proposed converters are time-variant 
systems, where the overall transfer function describing the 
relation between the input and output voltages and currents 
depends upon the switching periods of the switches. This 
results in a complex stable design because the converter poles 
and zeros travel through a long trajectory. Moreover, the time-
varying transfer function leads to output voltage and current 
distortion [11, 12]. Converter stability and reliability decrease 
with increasing passive element values. However, reducing the 
inductor and capacitor values results in larger high-frequency 
ripple current and voltage components, and hence increases 
the total harmonic distortion (THD) of the input current and 
voltage. On the other hand, increasing the passive element 
values increases the stored energy inside the inverter, 
producing a third-order harmonic component and its multiples 
in the input dc current.  
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Fig. 2. DC-DC converters with bidirectional output voltages: 
(a) and (b) voltage-buck converters, (c) and (d) voltage-boost 
converters. 
 This paper presents new rectifier topologies with reduced 
numbers of switches based on the abovementioned 
bidirectional dc-dc converters. In addition, proper control 
design for the proposed converters is presented with sliding 
mode control techniques (SMC).  Practical results substantiate 
the design flexibility of the proposed topologies when 
controlled by a TMSF280335 DSP. 
2 DC/DC Converters with Positive and 
Negative Output Voltage 
The four two-switch two-diode dc-dc converters with 
positive and negative output voltages are shown in Fig. 2. 
Two of these converters are voltage buck converters (b1G and 
b2G) whilst the other two are voltage boost converters (B1G 
and B2G). The relationship between the output and input 
voltages, Vo and Vin respectively, is defined by (1), where M 
is the voltage conversion ratio and D is the duty ratio of 
switch S1. 
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The voltage conversion ratios of the converters can be 
expressed as (2) and (3). 
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D
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Converter duty ratio D can be defined as: 
 on
s
t
D
t
 (4) 
where ton is the duration when switch S1 is on, and ts is the 
total switching period. 
Voltage conversion ratios (2) and (3) can be plotted 
against the duty ratio variation as shown in Fig. 3. 
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Fig. 3. Voltage conversion ratio M versus duty ratio D. 
3 Four-Switch Three-Phase DC-AC Rectifiers 
The converters shown in Fig. 2(c) and in Fig. 2(d) can 
both be configured for three-phase operation, as shown in 
3 
Fig. 4(a) and (b) respectively, resulting in four-switch three-
phase rectifiers. Each boost converter represents one leg of 
the rectifier, whilst the third phase is connected to ground. 
The time-variant duty ratios, į1 DQGį2, are calculated from: 
o cin1
1
o cin1
V v ( t )į  W 
2V v ( t )
   (5) 
o cin 2
2
o cin 2
V v ( t )į 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2V v ( t )
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Fig. 4. Proposed FSTP rectifiers. 
The output three-phase voltage can be expressed as: 
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The generated voltages across capacitors vcin1 and vcin2 are:  
( ) sin( )
( ) sin( )
cin1 m
1
3cin 2 m
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where Ȧ   ʌI is the angular frequency. This causes three-
phase currents iina, iinb and iinc to flow from the grid as follows: 
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Parameter Value 
f 50 Hz 
ts ȝVVZLWching period) 
Cin ȝ))LJDDQGȝ))LJE 
Co ȝ) 
L1, r1 P+ȍ 
L2, r2 P+ȍ 
L 5ȝ+ 
R ȍ 
Vg 300 V 
Vo 600 V 
Table 1: Parasitic Component Values and Circuit Conditions. 
Fig. 5 and Fig. 6 show the open-loop operation of the 
rectifiers shown in Fig. 4 with the circuit conditions given in 
Table 1. 
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Fig. 5. Open-loop B1G rectifier operation. 
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Fig. 6. Open-loop B2G rectifier operation. 
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3 State-Space Modelling and Control Strategy 
 The B1G and B2G converter circuit configurations are 
shown in Fig. 7 and Fig. 8, which include the inductor 
parasitic resistances r1 and r2, and the output inductance and 
resistance L and R. The duration ton defines the period that 
either S1 or its anti-parallel diode is conducting. The average 
models of the converters are expressed in (12) and (13). The 
converter pole-zero maps in Fig. 9 and Fig. 10 show that the 
dynamics of the converters change with the small-signal duty 
ratio į. 
Vo
L2
C
Io Iin
Vc+-
IL2
Cin
L1
IL1
r1
r2
R
Vg
L
+
-
+
-
Vcin
+
-
Z
 
Vo
L2
C
Io Iin
Vc+-
IL2
Cin
L1
IL1
r1
r2
R
Vg
L
+
-
+
-
Vcin
+
-
Z
 
(a) WWon (b) ton WWs 
Fig. 7. B1G converter configurations. 
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Fig. 8. B2G converter configurations. 
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Fig. 9. B1G converter pole-zero map. 
 
Pole-Zero Map
Real Axis (seconds-1)
Im
a
g
in
a
ry
 A
x
is
 (
s
e
c
o
n
d
s-1
)
-6000 -5000 -4000 -3000 -2000 -1000 0
-2
-1.5
-1
-0.5
0
0.5
1
1.5
2
x 10
4
į
į
į
į
į
 
Fig.10. B2G converter pole-zero map. 
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(13) 
 
Because the proposed inverters are high-order systems, 
Variable Structure Control [13] (VSR) is an attractive solution. 
Sliding Mode Control (SMC) [13], which belongs to a family 
of VSR techniques, is applied to the proposed rectifier. To 
shows the validity of the concept, the SMC for the proposed 
rectifier (B1G) is shown in Fig. 11, where r1 and r2 are the 
parasitic resistances of L1 and L2 respectively. K1, K2, K3 are 
controller gains, which are selected as per [14]. Fig. 12 shows 
the experimental results for the B1G rectifier when load 
Z = 55ȍ7KHHIILFLHQF\RIWKHUHFWLILHULs 97%. 
4 Conclusion 
This paper presents new ac-dc rectifier topologies, based on 
bidirectional dc-dc converters, with reduced numbers of 
switches. The proposed rectifiers have better voltage 
utilisation than the conventional FSTP rectifier and do not 
draw dc currents from the input dc side. Single-phase 
rectifiers with fewer switches and better voltage utilisation 
factor can be obtained from the same power converters. State 
6 
space representation was used to demonstrate the dynamic 
response and robustness of the proposed rectifiers. However, 
the proposed inverters are high-order systems where the 
transfer function poles move with duty ratio variation. 
Consequently, classical control strategies are not easily 
implemented with these converters. The basic control 
structure, control design using sliding mode controllers, and 
MATLAB/SIMULINK results are presented, along with 
practical results to substantiate the design flexibility of the 
proposed topologies when controlled using a TMSF280335 
DSP. Full comparisons between the proposed types of 
rectifiers, as well as conventional rectifiers in the literature, in 
terms of power loss, voltage regulation, THD, etc. will be 
considered in future publications.  
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Fig. 11. FSTP rectifier sliding mode control. 
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Fig. 12. Experimental results for B1G FSTP 
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